ABSTRACT

Implementing image processing algorithms using FPGAs or ASICs can improve energy efficiency by orders of magnitude over optimized CPU, DSP, or GPU code. These efficiency improvements are crucial for enabling new applications on mobile power-constrained devices, such as cell phones or AR/VR headsets. Unfortunately, custom hardware is commonly implemented using a waterfall process with time-intensive manual mapping and optimization phases. Thus, it can take years for a new algorithm to make it all the way from an algorithm design to shipping silicon. Recent improvements in hardware design tools, such as C-to-gates High-Level Synthesis (HLS), can reduce design time, but still require manual tuning from hardware experts.

In this paper, we present HWTool, a novel system for automatically mapping image processing and computer vision algorithms to hardware. Our system maps between two domains: HWImg, an extensible C++ image processing library containing common image processing and parallel computing operators, and Rigel2, a library of optimized hardware implementations of HWImg’s operators and backend Verilog compiler. We show how to automatically compile HWImg to Rigel2, by solving for interfaces, hardware sizing, and FIFO buffer allocation. Finally, we map full-scale image processing applications like convolution, optical flow, depth from stereo, and feature descriptors to FPGA using our system. On these examples, HWTool requires on average only 11% more FPGA area than hand-optimized designs (with manual FIFO allocation), and 33% more FPGA area than hand-optimized designs with automatic FIFO allocation, and performs similarly to HLS.

1 INTRODUCTION

Prior work has shown that implementing image processing algorithms on FPGAs or ASICs can yield a 500× improvement in energy efficiency over CPUs [7]. This efficiency improvement is becoming increasingly necessary as mainstream computing moves towards low-power mobile devices, such as cell phones, AR/VR headsets, and robots. The latest research from image processing and computer vision communities simply cannot run as software on these platforms, because it would consume too much power or exceed thermal limits.

Unfortunately, hardening the latest image processing research into custom hardware is out of reach for most researchers and many companies: the cost of designing and implementing the hardware is too high, and the development time is too long. Bringing the latest image processing and computer vision research to a wide userbase will require us to decrease the cost and development time of custom hardware.

Hardware design requires implementing the desired algorithm multiple times, each to satisfy different requirements of the development process. First, the algorithm is implemented as high-level software, to demonstrate that the approach can solve the desired vision or image processing problem. Next, a hardware architect translates this high-level code into precisely-specified hardware blocks and makes optimization decisions such as choosing lower integer precision. Often, they also implement a software simulation of the precise hardware architecture for reference and testing. Finally, the desired hardware architecture is implemented again as Verilog to be synthesized.

Each of these manual implementation and optimization steps is an opportunity to introduce bugs or miscommunications. Furthermore, the long cycle between algorithm development and hardware implementation means that optimization opportunities discovered...
at the hardware level may never have a chance to propagate back to the algorithm design.

Given the opportunities for improvement, hardware design tools have become an active area of research in recent years. Researchers have proposed replacements for Verilog [3, 15], C-to-gates High-Level Synthesis (HLS) tools, which allow a subset of C to be compiled into hardware [5, 20], and hardware-targeted Domain Specific Languages (DSLs) [9, 16]. Unfortunately, while these tools help with individual stages in the hardware design process, none of them help organize and optimize the full hardware flow from algorithm development to final silicon. Coordinating between hardware and software development teams, and supporting downstream verification efforts remain open problems in all of these tools.

In this paper, we present HWTool, an extensible compiler and framework for fully-automatic mapping of image processing and computer vision code to custom hardware. The HWTool framework and compiler consists of multiple Intermediate Representations (IRs) that map to the job functions of hardware teams. HWTool consumes algorithm code written in HWImg, our C++ image processing library (sec. 3). HWTool’s mapper (sec. 5) finds the locally minimal cost hardware implementation of each HWImg operator at each point in the pipeline.

For HWTool’s hardware backend, we significantly improved Rigel to create Rigel2 [10]. Rigel is a simple hardware IR and standard library of hardware generators. Hardware generators produce optimized Verilog for each operator from a set of fixed configuration options. For example, Rigel’s image cropping generator would produce a Verilog module to crop a chosen number of pixels from a chosen image size. Rigel2’s IR allows the compiler to analyze throughput and interface requirements for each intermediate in the pipeline, which aids HWTool’s mapper in choosing the most optimal hardware implementation for each operator. Finally, we show how to solve for FIFO buffer allocation in Rigel2, enabling a fully-automated flow from C++ to hardware (sec. 4.3).

A key goal for this project was creating a tool that can be practically used by hardware design teams. HWTool is not intended to replace hardware designers - instead, it is a framework designed to make these teams work more effectively. We believe our system must meet the following goals to be successful:

- **Efficiency**: Implementing algorithms in fixed-function hardware only makes sense if extreme efficiency is required. HW design tools that do not approach the efficiency of hand-tuned hardware are not useful, because a large performance regression would make custom hardware not worth the effort.
- **Flexibility and Extendability**: Domain Specific Languages (DSLs) can expose convenient programming models and perform impressive optimizations, however they are often limited in functionality and hard to extend. Instead, we must provide a flexible, extendable framework that can support almost the full range of hardware expressible in a general-purpose language like Verilog and allow for functionality to be added later.
- **Interoperability**: Common hardware blocks like caches, camera interfaces, etc. are difficult to implement and verify, and most teams will use existing designs for these components. Our system must be able to leverage these existing designs, and work as part of a larger ecosystem of existing hardware tools.

- **Controllability**: Low-level generated hardware designs sometimes must be examined by hand (e.g., to search for bugs or address physical design problems). It’s important that the mapping the compiler performs is easy for a human to understand, debug, and control. This motivates us to create a simple and well-defined model for operations the compiler will perform.

This paper makes the following contributions:

- We present HWImg, a high-level C++ image processing language suitable for use by non-hardware-expert algorithm developers, and designed with restrictions to make the hardware mapping problem tractable.
- We present Rigel2, a hardware description IR which enables mapping of HWImg into hardware by solving for throughput and interface constraints.
- We demonstrate how to automatically map HWImg programs into Rigel2 by locally mapping each operator to the best matching hardware module, and inserting any necessary conversion at the interfaces.
- We show how to map Rigel2 to Verilog with no annotation required, by solving for FIFO buffering with a scheduling module that allows for bursty modules.
- We show how these contributions allow HWTool to automatically map four large scale image processing pipelines to FPGA: convolution, depth from stereo, Lucas-Kanade optical flow, and a simple feature descriptor. The resulting FPGA designs use only 11% more FPGA area than hand-optimized designs (with manual FIFO allocation), 33% more area with fully-automatic FIFO allocation, and similar area to HLS.

2 BACKGROUND: THE CHALLENGES OF MAPPING TO HARDWARE

Compiling and optimizing high-level image processing languages for CPUs and GPUs is a well-studied problem (for example, the Halide auto-scheduler [1]), whereas it has been less studied for custom hardware. This section describe the main compiler problems HWTool must solve to produce good quality hardware.

2.1 Sizing Hardware to Meet Throughput

<table>
<thead>
<tr>
<th>2x2 Convolve</th>
<th>½ Pixel/Cycle</th>
<th>1 Pixel/Cycle</th>
<th>2 Pixels/Cycle</th>
</tr>
</thead>
</table>

Hardware compilers must find the minimum set of hardware resources they can allocate to accomplish the given application at a target performance. Locally, this decision is straightforward: the compiler can examine the amount of compute needed in the pipeline, and divide it by the number of cycles it should take (figure above shows compute needed for convolution at various throughputs). However, in full-sized pipelines, this decision is more complex. The compiler must understand the throughput impact of all modules in the pipeline, which may involve tricky data-dependencies...
or bursty behavior. Rigel2’s IR is explicitly designed to provide this analysis on full pipelines.

### 2.2 Latency Matching and Deadlocks

| g | 1 cycle latency |

| f | 5 cycle latency |

In pipelines that contain fan-out and reconvergence (above), intermediate values need to be temporarily stored so that they can be accessed later in the pipeline. Custom hardware typically does not have a large memory hierarchy that it can spill into, and failing to allocate sufficient buffering will mean the design will deadlock or perform poorly.

Rigel2 solves this problem by precisely tracking the latency of each hardware block, and using a solver to optimally solve for the amount of buffering required, as explained later in section 4.2.

### 2.3 Bursts and Data-Dependent Latency

Many designs include modules with bursty behavior (e.g., crops, above), or data-dependent latency (e.g., dividers, or cache accesses). The compiler analyses HWTool performs, and hardware it generates, must be tolerant of bursts or data dependencies, or the scope of hardware it supports will be limited. As with latency matching, unexpected variability can cause deadlocks or poor performance.

HWTool handles these challenges by providing a model for characterizing the bursty behavior of individual operators, and using this parameter to allocate FIFO buffers to isolate the bursts to that single module in the hardware.

### 2.4 Architecture Constraints

| X | X | X | X |

| X | X | X | X |

| Border Crop | Valid | Invalid | Time |

Avg. Rate = ½
Burst Rate = 1

When mapping high-level operators to hardware, the resulting hardware architecture often has constraints that must be obeyed. Examples include:

- Vector width must divide the array size (figure above).
- Hardware support for some configurations may not exist or may be impossible (i.e., some RAM sizes may not be available).
- The hardware may support a different low-level signaling interface than requested (above).

If constraints like these are not dealt with gracefully, most pipelines will fail to map. We could attempt to specify these constraints as part of the type of the hardware modules, however we do not know of a practical type system that can support solving complex constraints like these.

HWTool instead simplifies this problem by supporting mapping to any hardware block that meets or exceeds the constraints, e.g.,

```c++
class ConvInner : public UserFunction {
public:
    ConvInner() : UserFunction("ConvInner",&
        Array2d(Array2d(UInt(8),2,8,8)))
    Val define(Val inp)
    { Val expanded = Map<Add>(AddMSBs<24>>(inp));
        Val products = Map<Add>(expanded);
        Val sums = ReduceAsync<Sums>(products);
        return RemoveMSBs<24>(Rshift<11>(sums));
    }
    class ConvTop : public UserFunction {
public:
    ConvTop() : UserFunction("ConvTop",&
        Array2d(UInt(8),1920,1080))
    Val define(Val inp)
    { Val pad = FanOut<2>(Pad<8,8,4,4>(inp));
        Val stencils = Stencil<7,0,7,0>(pad[0]);
        Val coeff = RegCoeffs(pad[1]);
        Val convln = FanIn(Concat(stencils,coeff));
        Val zipped = Map<Zip>(Zip(convln));
        Val res = Map<ConvInner>(zipped);
        return Crop<12,4,8,0>(res);
    }
};
```

Figure 1: HWImg is a simple image processing language embedded in C++. Here we show the C++ HWImg code to perform an 8x8 convolution. RegCoeffs is an external function to load filter coefficients over the AXI bus.

### 3 HWImg: An Extensible C++ Image Processing Library

HWImg is HWTool’s C++ image processing language front end. HWImg was designed to simultaneously be approachable for algorithm developers, but also serve as an input which can be reliably compiled to hardware. With this in mind, the HWImg library was designed within the following constraints:

- Arrays or images can only be operated on by fully-parallel array operators. There is no support for loops, which significantly simplifies dependency analysis and downstream compilation tasks.
- HWImg is designed to be extendable, and there are few built-in operators. Almost all operations are performed by generic function calls. New functions can be easily added by developers.
- HWImg functions are monomorphic: all types and array sizes must be set at compile time and constant. However, similar to C++ template meta-programming, our front-end syntax sugar has the ability to fill in these parameters automatically
HWImg Types

\[
T := \text{Uint}(\text{bits,exp}) | \text{Int}(\text{bits,exp}) | \text{Bits}(n) | \text{Float}(\text{exp},\text{sig}) | \text{bool} | T[w] | T[w,h] | (T, T, ...) \quad (\text{Arrays and Tuples})
\]
\[
\hat{T} \leq w, h \quad (\text{Sparse Arrays})
\]

HWImg Operators & Values

\[
V := \text{Input}(T) | (\text{Function input parameter})
\]
\[
\text{Const}(T, \text{value}) | (\text{Constants})
\]
\[
f(V) \quad (\text{Function application})
\]
\[
\text{Concat}(V_1, V_2, ...) \quad (\text{Arrays and Tuples})
\]

Example HWImg Library Functions

- Stencil<\(l, b, t\) : \(T[w, h] \rightarrow T[l + r + 1, b + t + 1][w, h]\)
- Crop<\(l, r, b, t\) : \(T[w, h] \rightarrow T[w - l - r, h - b - t]\)
- Remove outer border of image
- Map<\(f \in T_1 \rightarrow T_2 : T_1[w, h] \rightarrow T_2[w, h]\)
- Convert pointwise function to operate on arrays

Figure 2: HWImg’s core types and operators. HWImg includes arbitrary-precision ints, floats, and nested arrays, tuples, and sparse arrays with a maximum size. We also list a few commonly used template functions in HWImg’s standard library. HWImg is monomorphic: all parameters must be filled in with constant values by the template arguments before the functions can be applied.

(see fig. 1). This is necessary, because types and sizes will be baked into the fixed-function hardware, so these must be constant.

A description of HWImg’s types, operators, and some common functions in HWImg’s standard library in given in figure 2. Example C++ code to implement a convolution using HWImg is given in figure 1.

4 RIGEL2 HARDWARE BACKEND

Next, HWTool must map the HWImg code to a hardware description in Verilog. To accomplish this, we will convert the HWImg pipeline to Rigel2, a novel hardware description language which can be compiled to Verilog. Mapping from HWImg to Rigel2 will be discussed later in Section 5.

Rigel2 contains key enhancements to the previously-shown Rigel language, which enable automatic mapping from high-level languages [10]. Two features of Rigel2 will be essential to meeting the goals we set in section 1. First, Rigel2 can reliably introspect the type and runtime throughput of every signal at compile time, which allows us to automatically specialize each hardware instance to perform optimally in the site where it is needed. Second, unlike HLS, every module in Rigel2 maps directly to a Verilog module definition. This means that we can easily import existing Verilog modules (handwritten or generated by another tool) into Rigel2 pipelines, enabling interoperability with existing code.

A brief overview of Rigel’s types and operators is given in figure 3. Rigel2 shares its core data types and operators with HWImg, which makes translating large parts of the language trivial. Rigel2 extends HWImg with some addition hardware-specific annotations.

Rigel2 Types

- Data Types (\(T\) are inherited from HWImg (fig. 2)

Schedule Types (sec. 4.1):

\[
S := T | T[v_w, v_h; w, h] | S \{w, h\}
\]

\[
T[v_w, v_h; \leq w, h] | S \{\leq w, h\}
\]

Interface Types:

\[
I_s := \text{Stream}(S) | (I_1, I_2, ... | I_s[w,h]
\]

\[
I := \text{Static}(S) | I_s
\]

Rigel2 Operators & Values

- Input, Const, Concat, and Apply

inherited from HWImg (fig. 2)

Rigel2 Function Properties

Input & Output Interface type (I)
- Rate, Burstiness, and Latency (sec. 4.2)
- Verilog definition string

Figure 3: Core operators and types in Rigel2. Rigel2 extends HWImg with Schedule Types to specify vectorized computation, and Interface Types to describe low-level hardware signaling interfaces. Each Rigel2 function also includes scheduling annotations and a Verilog implementation, which are either derived by the compiler or provided explicitly for imported Verilog modules.

Interface types specify the low-level signaling interface of the hardware. Static interfaces are the simplest, and are used for modules that produce an output in exactly N cycles every cycle. Stream interfaces (also known as Handshake or Ready-Valid) are more complex and allow for decimation, back-pressure, bursts, etc. Schedule types are used to enable throughput analysis, and will be discussed later in section 4.1. Rigel2 Functions also include runtime schedule annotations for rate, burst, and latency, which will be described in section 4.2 and 4.3.

4.1 Throughput Tracking

Rigel supports tracking of hardware rates using the Synchronous Data-Flow (SDF) model [12]. In SDF, hardware is modeled as a graph of modules communicating over data channels. SDF restricts the behavior of each module. Specifically, the number of output tokens produced by each module must be a fixed ratio of the number of tokens consumed, and these annotations must be provided to the scheduler (above). For example, a 2-D downsample module would produce \(\frac{1}{4}\) the number of outputs as number of inputs. SDF rate annotations compose by multiplication (i.e., two downsamples in a row would produce \(\frac{1}{16}\) outputs per input). By tracking SDF rates throughout the pipeline, the scheduler can statically determine the utilization (% of cycles active) of every interface in the hardware.

Unfortunately, tracking interface utilization alone is insufficient for hardware sizing. Instead, the compiler must track throughput, the number of array elements processed per cycle. Throughput is a function of both the utilization of the interface, and the number of elements processed per transaction (which we will call the vector
width, or \( V \). Rigel does not have a way of specifying the vector width of transactions, so throughput cannot be analyzed.

We extended Rigel with Schedule Types to enable unambiguous vector width, and thus throughput, tracking (fig. 3). In our syntax, the type \( T(v_w, v_h; w, h) \) indicates a 2D array operation of size \((w, h)\) processed at a vector width of \((v_w, v_h)\). Vectorized schedule types cannot be nested, however the special case type \( S(w, h) \) is used to build nested non-vectorized operations. Using nesting, the type \( T[4, 4][2; 8, 8] \) \{(256, 256)\} would indicate doing 2 \( 4 \times 4 \) operations in parallel, and processing the outer \( 8 \times 8 \) and \( 256 \times 256 \) arrays sequentially.

### 4.2 Buffer Scheduling Model

![Buffer Scheduling Model](image)

**Figure 4:** Rigel2 include a simple scheduling model based on module latency and rate. (1) plots the number of cumulative tokens that has been produced by a module with a given latency and rate over time. (2) shows a detailed plot of the model over a few cycles, showing how our model discretizes the token count, even in the presence of fractional rates.

Rigel supports automatic buffer allocation for single-rate pipelines, but does not support the more common case of multi-rate pipelines. As a result, many Rigel programs require manual buffer allocation. Here we extend Rigel with a simple scheduling model for multi-rate pipelines, by extending the core concepts from SDF.

To formally analyze schedules, we will define each module’s *token indicator function* \( f(t) \) to be a function from cycle \( t \) to 1 (for cycles in which a token is produced), or 0 (idle). Then, we define the function’s *schedule trace* \( F(t) = \sum f(t) \), which indicates the cumulative number of tokens that have been produced or consumed in all cycles up to time \( t \).

Within our scheduling model, each schedule trace is restricted to the form \( F_L(t) = \max\left([t - L + 1] \times R\right), 0) \). Rate \((0 < R \leq 1)\) is the number of tokens produced per cycle, or the SDF rate, and latency \((L \geq 0)\) is the number of cycles between when a token is consumed and produced by the module. Figure 4.1 shows our model’s parameterized schedule trace as a function of \( R \) and \( L \). The ceiling function discretize the token count, which would otherwise be fractional. We plot the first few tokens our output at the cycle level in figure 4.2. One convenient feature of our model is that the first token is always produced exactly \( L \) cycles from the start of time.

Schedule traces can be easily shifted in time, which will enable easier analysis of starting and ending latency. For convenience, we will define the trace of a function with inputs starting to arrive in cycle \( s \geq 0 \) as \( F_s(t) = F(t - s) \), and output trace with outputs arriving in cycle \( s + L \) as \( F_{s+L}(t) = F(t - s - L) \).

Now, we will use our scheduling model to optimize FIFO buffering in a pipeline. To ensure correct scheduling, the schedule trace of each producer must exactly match the trace of its consumers. As explained previously (sec. 4.1), rates \( R \) between all producers and consumers are guaranteed to match by Rigel’s SDF solve, so we do not have to consider this parameter, and only need to match latencies.

We remark that introducing a FIFO delay buffer of depth \( d \) in front of a module with start delay \( s \) will delay its output trace from \( F_{s+L}(t) \) to \( F_{s+L+d}(t) \), with the total size of the FIFO to hold tokens of bitwidth \( b \) equal to \( d \times b \). Thus, formally, given each pair of producers traces \( F_p(t) \) and consumers traces \( C_c(t) \) with respective input delays \( p \) and \( c \), it must be the case that \( c = p + L_p + d_p \), subject to the constraint \( d_p \geq 0 \) (buffers can not have negative size). Substituting, we get the requirement \( c - p - L_p \geq 0 \), with the objective function \( \sum_{p,c} (c - p - L_p)(b_p) \), which minimizes the amount of buffering required. This exactly matches the formulation of the register minimization algorithm, which is commonly used to optimize register allocation in hardware [9, 13]. We found it convenient and sufficiently fast to solve register minimization using Z3 [6], however this problem also has a polynomial solution by reducing to min-cost flow.

### 4.3 FIFO Burst Buffering

![FIFO Burst Buffering](image)

**Figure 5:** Bursty modules do not fit directly into the scheduling model presented in section 4.2. (1) shows how a schedule trace \( F(t) \) from a bursty module may momentarily exceed the number of tokens in a trace in our scheduling model, \( F_s(t) \). (2) shows how the difference between \( F(t) \) and \( F_s(t) \) can be used to size a FIFO buffer to absorb bursts and fit into our standard model.

As motivated in section 2.3, some important hardware modules have *bursty* behavior: i.e., their rate may momentarily exceed their average rate. Bursty behavior can lead to poor performance if downstream modules only support the average rate, and deadlocks can occur if the burst fills buffers to the point where draining becomes impossible.

One solution to prevent poor performance and deadlocks from bursts is to allocate First-In First-Out (FIFO) buffers around the
bursts that they expect to see in real-world usage of the pipeline. However, we have often found it most convenient to write a simulator of the burst behavior (as a function of the cycle), and record \( L \) and \( B \) by fitting a line to the resulting schedule trace.

Rigel2 also supports data-dependent bursty behavior through a general-purpose filter function, which takes in an array and a boolean mask. In these cases, the user needs to explicitly annotate the expected \( L \) and \( B \) for each filter operator, based on the worst case bursts that they expect to see in real-world usage of the pipeline.

5 MAPPING FROM HWIMG TO RIGEL2

![Graph showing vector width vs rate (tokens/cycle)](image)

Figure 6: Rigel2 supports mapping HWImg operators to either Static or Stream interfaces, and throughputs to a trade-off space between vector width and rate. The most optimal throughput point is the lowest vector width with a rate of 1 token/cycle (shown in red). This has the smallest vector width, and therefore lowest hardware cost. Static interfaces are preferred over Stream because they are simpler and allow for deeper analysis.

Finally, this section describes how to map a high-level program in HWImg to a hardware pipeline in Rigel2. As explained in section 2, mapping is not trivial: it must correctly size the hardware to meet throughput requirements (sec. 2.1), and also accommodate hardware constraints (sec. 2.4). Reliable composition of operators in HWImg requires us to solve these problems consistently, or else various combinations of configurations, throughputs, and operators will fail to map.

While optimizing for constraints and throughputs globally would lead to the lowest overhead, we think this would be difficult to solve and hard for the user to comprehend. Instead, HWTool’s has taken an approach where each HWImg operator gets mapped locally to a hardware block that meets or exceeds the requirements at that point in the pipeline. Then, we only have to solve the simpler problem of allowing modules with different (but compatible) interfaces to be composed. Figure 6 specifies the set of allowed type, rate, and vector width substitutions. The key idea is that a higher throughput or simpler interface can always be converted to support a lower throughput or more complex interface.

The first step in mapping is to walk the entire pipeline and determine if a Static or Stream interface is required (sec. 5.1). Following this, the compiler walks the HWImg pipeline a second time, and runs a mapping function for each operator, which returns a Rigel2 module instance that meets or exceeds throughput and rate requirements at that site (sec. 5.2). Finally, interfaces between the mapped Rigel2 modules are converted to match (sec. 5.3).

5.1 Top-Level Interface Solve

HWImg functions sometimes get mapped to either to Static or Stream interfaces depending on configuration options and schedule, so the top-level interface type must be solved for each choice of schedule. Any pipeline can be promoted to a Stream interface, however it is desirable to keep a pipeline Static if possible, as this simpler interface enables more optimal buffer allocation and simplifies some hardware.

In this pre-mapping pass, we send a Static variation of the input type into the input of the pipeline, and perform mapping and propagation through the pipeline. If at any point a mapping function returns a Rigel2 function with a Stream interface, we halt and mark the pipeline as Stream. If all functions get mapped to Rigel2 functions with Static interfaces, we know the top-level input can be Static.

5.2 Mapping Functions

Mapping functions take a HWImg operator and convert it to a Rigel2 generator instance that meets or exceeds the throughput and interface requirements for its location in the hardware pipeline (fig. 6). Mapping functions for operators are provided (1) a set of operator defined input arguments (e.g., downsample factor for the downsample operator), and (2) the solved type and rate at this point in the pipeline from Rigel2. Example pseudo-code for the mapping function for the Reduce function is given in figure 7.

Mapping functions must be manually specified for each operator. From our experience, mapping cannot be easily automated: each operator and hardware variant has a unique set of constraints that the mapping function must satisfy.

In our implementation, mapping functions are specified in Lua [11]. HWTool provides APIs to make writing mapping functions easier, including an API for introspecting and constructing Rigel2 interface types and rates. A few noteworthy functions seen in figure 7 are type optimize, which returns the interface type that has the lowest valid vector width, and therefore lowest cost (the red point in figure 6), and HWToolFunction::specialize, which performs recursive
Figure 7: Pseudo-code for the Reduce operator’s mapping function. Each operator in HWTool has unique requirements to satisfy. For example, Reduce can only perform a multi-cycle reduction if the reduction function has zero latency. Higher-order operators must recursively map the function they operate over (using the specialize API).

5.3 Automatic Interface Conversion

Stream Fan-In / Fan-Out

\[
\text{Stream(T1), Stream(T2)} \rightarrow \text{Stream(T1,T2)} \\
\text{Stream(T1), Stream(T2)} \leftarrow \text{Stream(T1), Stream(T2)}
\]

Serialize / Deserialize

\[
\text{Stream(T;w,h)} \rightarrow \text{Stream(T;1;w,h)} \\
\text{Stream(T;1;w,h)} \rightarrow \text{Stream(T;4;w,h)}
\]

Static to Stream

\[
\text{Static(T1)} \rightarrow \text{func} \rightarrow \text{Stream(T)} \rightarrow \text{Stream(T)}
\]

Figure 8: HWTool inserts automatic conversions to match interfaces between modules. Fan-In converts tuples of Streams to Streams of tuples (and Fan-Out the opposite). Serialization and De-serialization perform vector width and rate tradeoffs. Finally, Static interfaces can be converted to Stream.

Following mapping, each HWImg operator has been converted into a Rigel2 module instance that meets or exceeds the requirements of its inputs and outputs. In the final step, the interfaces are converted to match. Figure 8 shows all the hardware interface conversions that HWImg may insert to match interfaces. Fan-In and Fan-Out conversions take tuples that have been implemented as multiple streams, and synchronize them to one stream (and fan-out does the opposite). Serialize and de-serialize conversions perform conversions between rates and vector widths (to convert between valid points, as shown in figure 6). Finally, Static interfaces are promoted to Stream in Stream pipelines.

One unique feature of our mapping approach is that conversions are only inserted if needed - HWTool does not force each intermediate to be converted to some canonical interface.

Mapping functions always have the option to return a Rigel2 module with the same interface as its input, avoiding any conversions. We think this is one reason our relatively simple mapping approach works well in practice.

6 IMPLEMENTATION

To evaluate the efficiency of our pipelines, we synthesized the Verilog generated by HWTool for the Xilinx Zynq UltraScale+ ZU9-EG, a mid-range FPGA with attached ARM processor and AXI memory system. To synthesize our Verilog code into an FPGA design, we used Xilinx’s Vivado 2018.2, and recorded the area requirements and clock frequencies reported by this tool. To check the correctness of our pipelines, we simulated each pipeline using Verilator 4.034, a leading open source Verilog simulator, and verified that each pipeline produced exactly the same output as a verified reference image. Our Verilator test-bench includes simulation of the AXI memory interfaces and memory system on the ZU9. Cycle counts were recorded from Verilator simulation runs.

7 EVALUATION

To test the correctness, scope, and quality of designs produced by HWTool, we implemented a number of full-scale image processing pipelines in HWImg, and used HWTool to map them to hardware. We then synthesized this hardware for a Xilinx UltraScale+ FPGA. We tested the following pipelines:

- **CONVOLUTION** performs an 8x8 convolution on a 1080p image.
- **STEREO** compares 8x8 pixel overlapping patches between two images, and returns the patch match with the lowest Sum of Absolute Difference (SAD) cost. This pipeline could be used to compute depth from stereo, or to perform block matching for compression. For this test, we perform 64 block matches on a 720x400 pixel image.
- **FLOW** computes dense Lucas-Kanade optical flow on a pair of images [14]. Unlike stereo, Lucas-Kanade finds matches between patches using a least-squares solver, which involves computing image gradients and solving a small linear system. This pipeline tests how this common class of algorithm in computer vision performs in our system.
- **DESCRIPTION** computes a simplified sparse Histogram of Gradients (HoG) style feature descriptor. This pipeline tests two key features of HWTool. Descriptors are only computed at Harris corner points, so this pipeline performs computations on sparse, bursty data-dependent streams. Second, this pipeline uses floating-point math to compute and scale the high-dynamic-range histograms.
Verilog does not support float natively, so we used Berkeley’s Hard-Flop library [8]. This demonstrates how HWTool can import external Verilog code, including complex modules like a floating point divider that has data-dependent latency.

### 7.1 Scheduling Range & Efficiency

First, we will evaluate the range of schedules supported by HWTool, and their resulting efficiency. To understand efficiency, this section will evaluate the hardware resources needed for each schedule. Key metrics will be the number of FPGA Configurable Logic Blocks (CLBs), Block RAMs (BRAMs), and Digital Signal Processing (DSP) blocks [21]. For all our results, we disabled usage of DSPs, with the exception of floating point units in DESCRIPTOR. Mapping into DSPs is unreliable, and makes it difficult to compare the relative efficiency of different schedules, because an inconsistent percentage of each schedule gets mapped to DSPs.

All of our pipelines can attain clock rates between 95MHz-150Mhz on our test FPGA. We did not spend any time optimizing our designs for clock rate. From our experience, fixed-function image processing hardware can run at high clocks with additional pipelining, and this optimization could be applied to our hardware if higher clocks were desired. For the results in this section, we manually allocated FIFOs. Automatic FIFO allocation will be evaluated separately in section 7.3.

#### Design T CLBs DSPs BRAMs Cycles MHz

<table>
<thead>
<tr>
<th>Design</th>
<th>T</th>
<th>CLBs</th>
<th>DSPs</th>
<th>BRAMs</th>
<th>Cycles</th>
<th>MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONVOLUTION</td>
<td>0.12</td>
<td>532</td>
<td>0</td>
<td>4</td>
<td>16,851K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.25</td>
<td>624</td>
<td>0</td>
<td>4</td>
<td>8,425K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.49</td>
<td>900</td>
<td>0</td>
<td>4</td>
<td>4,213K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.98</td>
<td>1,359</td>
<td>0</td>
<td>4</td>
<td>2,106K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>1.97</td>
<td>2,399</td>
<td>0</td>
<td>4</td>
<td>1,053K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>3.94</td>
<td>4,700</td>
<td>0</td>
<td>7</td>
<td>527K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>7.87</td>
<td>9,036</td>
<td>0</td>
<td>14</td>
<td>263K</td>
<td>150</td>
</tr>
<tr>
<td>DESCRIPOR</td>
<td>0.23</td>
<td>15,838</td>
<td>56</td>
<td>297</td>
<td>8,824K</td>
<td>145</td>
</tr>
<tr>
<td></td>
<td>0.47</td>
<td>16,509</td>
<td>56</td>
<td>297</td>
<td>4,421K</td>
<td>115</td>
</tr>
<tr>
<td></td>
<td>0.81</td>
<td>16,942</td>
<td>56</td>
<td>297</td>
<td>2,565K</td>
<td>145</td>
</tr>
<tr>
<td>FLOW</td>
<td>0.08</td>
<td>4,675</td>
<td>0</td>
<td>36</td>
<td>25,340K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.16</td>
<td>6,065</td>
<td>0</td>
<td>36</td>
<td>12,670K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.25</td>
<td>8,115</td>
<td>0</td>
<td>36</td>
<td>8,447K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.33</td>
<td>10,122</td>
<td>0</td>
<td>36</td>
<td>6,335K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.49</td>
<td>13,769</td>
<td>0</td>
<td>36</td>
<td>4,223K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.98</td>
<td>16,180</td>
<td>0</td>
<td>36</td>
<td>2,112K</td>
<td>120</td>
</tr>
<tr>
<td></td>
<td>1.96</td>
<td>29,091</td>
<td>0</td>
<td>37</td>
<td>1,056K</td>
<td>100</td>
</tr>
<tr>
<td>STEREO</td>
<td>0.05</td>
<td>2,682</td>
<td>0</td>
<td>7</td>
<td>5,288K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.11</td>
<td>4,013</td>
<td>0</td>
<td>7</td>
<td>2,644K</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>0.22</td>
<td>6,655</td>
<td>0</td>
<td>7</td>
<td>1,322K</td>
<td>130</td>
</tr>
<tr>
<td></td>
<td>0.44</td>
<td>12,412</td>
<td>0</td>
<td>7</td>
<td>661K</td>
<td>95</td>
</tr>
<tr>
<td></td>
<td>0.87</td>
<td>21,420</td>
<td>0</td>
<td>7</td>
<td>331K</td>
<td>105</td>
</tr>
</tbody>
</table>

Each schedule will be specified by its throughput \( T \) in pixels per cycle. For example, to process a 1080p image, \( T = 1 \) would require 2,073,600 cycles, and \( T = 2 \) would require 1,036,800. Ideally, the amount of hardware required should scale with \( T \): doubling the throughput should double the hardware resources required.

#### 7.1.1 Schedule Range

To test the range of schedules supported by HWTool, we took each of our pipelines, swept a range of throughputs, and recorded the resources required, which are given in table 9. The range of valid \( T \)'s is bounded on the high end by the amount of FPGA compute and bandwidth available, and on the low end by the minimum size of arrays (HWTool does not share logic between operations).

HWTool successfully mapped to the full valid throughput range for this FPGA. To collect these results, we had HWTool generate designs with \( T \)’s at powers of two (i.e., 0.25, 0.5, 1, 2, . . . ). HWTool does not produce hardware at exactly the \( T \) requested, however this is not a failure: all vector operations must be rounded up to next highest factor of the array size, which may result in faster hardware than requested.

![Figure 10: To measure schedule efficiency, we show how our designs scale with throughput, by normalizing CLB resources relative to T=1. most pipeline scale nearly linearly (shown by the black line). Compute-heavy pipelines like STEREO and FLOW scale the best, and the low-compute, sparse DESCRIPTOR does not scale at all.](image)

#### 7.1.2 Schedule Efficiency

Directly comparing each schedule to a manual design would be difficult, due to the time to implement each design in RTL. Instead, as a measurement of efficiency, we will look at the scaling of hardware required for different schedules. Ideally, we should see a linear relationship between \( T \) and hardware resources. If we see a linear relationship, it is still possible that all our designs have some fixed percentage overhead relative to manual designs, but this would suggest that our designs are efficient.

A key features of HWTool is that it can support a wide range of schedules for each pipeline with no manual annotations required.
To assess scaling, we plotted the relative hardware resources required for each schedule in figure 10. This plot normalizes the hardware resources for each schedule to relative to the resources for \( T = 1 \). \( T = 1 \) is usually the simplest schedule (all array operations to compute one pixel are unrolled), so it serves as a good baseline.

We see that resource scaling is nearly linear for most pipelines. In general, we expect pipelines that perform more compute relative to buffering and control to scale nearer to linear, and this is seen in the results. STEREO is our simplest compute-heavy pipeline, and it scales nearly linearly, with FLOW and CONVOLUTION doing slightly worse. DESCRIPTOR performs computations on sparse feature points, so the amount of actual compute it requires is very small compared to the other pipelines. Because if this, it barely scales at all.

### 7.2 Comparison to Manual Scheduling

Next, we compared HWTool’s auto-scheduled designs to manually-scheduled FPGA designs from Rigel [10]. Since both HWTool and Rigel use the same library of hardware generators, they have similarities in the hardware they generate. However, compared to HWTool, the Rigel designs are based on careful manual sizing and hardware unit choice. So, any inefficiencies in hardware sizing or unnecessary conversions introduced by HWTool should be apparent. For this section, we manually allocated FIFOs similarly to the Rigel designs, to eliminate this as a factor, and synthesized the Rigel designs at the same clock rates as the HWTool designs.

We present HWTool CLB and BRAM counts relative to Rigel in figure 11. In general, the results track closely, with CONVOLUTION, FLOW, and STEREO being almost identical, only differing a small amount in control logic. DESCRIPTOR shows a larger difference between HWTool and Rigel: for this pipeline, we manually enlarged the sparse Filter operator’s FIFO so that the pipeline could perform well across a range of throughputs (which Rigel did not support). As explained in section 4.3, data-dependent operations like the sparse Filter must be annotated manually based on their performance on real datasets.

### 7.3 Automatic FIFO Allocation

Next, we compared HWTool’s automatic FIFO allocation (sec. 4) with manual allocation. Using automatic allocation enables our system to compile to hardware with no annotations, however it has some overhead as seen in figure 11. CONVOLUTION, STEREO, and FLOW have small overheads in BRAMs and CLBs with automatic allocation relative to manual allocation. The overhead mainly comes from bursty pad and crop operators that zero-pad the image’s boundaries. Hiding these bursts is not actually necessary, because these operators are attached to AXI DMAs, which have sufficient bandwidth to service the bursts. Our simple FIFO allocation scheme does not exploit this, but the manual designs do. In DESCRIPTOR, two extra delay buffer slots caused the data-dependent Filter FIFOs (set at 2048 by the user) to jump to the next largest ram size, doubling the BRAM count.

HWTool allows the user to manually override how hardware is generated, so these overheads could be easily eliminated with a few annotations. However, we decided to include these results ‘as is,’ because we think they are representative of the overheads users may encounter if they spend no time optimizing their pipelines.

### 7.4 Comparison to High-Level Synthesis

Finally, we compared HWTool to an industry standard High-Level Synthesis (HLS) compiler on the convolution pipeline (fig. 11). Unlike HWTool, each HLS schedule variant requires schedule annotations and significant code re-organizations, so we mapped only \( T = 1 \). To match HWTool, the HLS pipeline was also synthesized at 150Mhz. The results from HWTool and HLS are similar (1,153 CLBs for HLS compared to HWTool’s 1,359), providing further evidence that HWTool does not introduce excessive overhead in its mapping process.

### 8 Prior Work

Replacing Verilog has been an active area of research. C-to-gates High-Level Synthesis (HLS) tools such as Xilinx’s Vivado or Mentor Graphic’s Catapult take blocks of C++ code and turn them into functionally-equivalent hardware modules [4, 20]. HLS tools have been used successfully in industry on a number of products, and share some similarities with HWTool in that they take C++ code as input and abstract the details of low-level hardware design. However, instead of our embedded language approach, HLS tools take the C++ language itself as input.

Scheduling C++ onto custom hardware is a difficult problem, so HLS tools require the user to provide detailed annotations to guide how code should be mapped (such as the parallelism of loops, and RAM allocation). From our experience, getting good quality out of HLS requires significant code rewrites and knowledge of both hardware design and the HLS compiler. While HLS tools have definitely increased the productivity of designers, we think the limitations of current HLS tools make them more like ‘Verilog in C’ instead of a tool that allows non-experts to map C++ to hardware.

The novel hardware design languages Magma (embedded in Python) and Chisel (embedded in Scala) [3, 15] have started to gain industry adoption. These languages are intended for direct low-level specification of the hardware, so they instead serve as a direct replacement for Verilog, not as a high-level language mapping tool like HWTool.

Halide is a full-featured image processing DSL that has been used for projects in industry [18]. Prior work has shown that a subset of Halide can be mapped to hardware using HLS compilers as a backend [17]. We think Halide is a promising front-end for hardware, however we decided not to use it because it does not currently provide support for analyzing and optimizing sparse workloads, which were important use cases for us, and it would be difficult to have Halide code closely integrate with existing hardware blocks in Verilog.

### 9 Discussion

We presented HWTool, a novel framework for mapping high-level C++ code to hardware with no scheduling annotations. We demonstrated that the scope of HWTool can map complex pipelines like Lucas-Kanade optical flow, depth from stereo, and feature descriptors. Our automatically-generated designs are on average only 11% larger (for manual FIFO allocation) and 33% larger (for automatic FIFO allocation) than hand-optimized designs, and competitive with HLS.
We are excited that HWTool may bring more structure, consistency, and ease to the process of mapping algorithms to hardware. An open problem for HWTool, and the hardware design community in general is the lack of high-quality open source hardware libraries. We are encouraged by recent progress in this area, particularly around RISC-V, however in general hardware does not yet have a culture around sharing open source code [2, 19]. We are also excited about new research our framework may enable by breaking the difficult hardware mapping problem into smaller composable units. For example, each of our individual operators, mapping functions, and Verilog modules is simple enough that each interface and schedule variant could be automatically synthesized from a single behavioral description and formally verified, whereas this is difficult at the scale of full pipelines.

Figure 11: HWTool’s auto-scheduled designs compared to Rigel’s manual schedules. HWTool’s auto-scheduler with manual FIFO allocation performs similarly to Rigel, with the exception of DESCRIPOR, where a larger FIFO was intentionally chosen to allow that pipeline to be mapped to a range of throughputs. HWTool’s automatic FIFO allocation has BRAM overhead due to excessively conservative handling of bursts. We also compared HWTool to a HLS compiler on CONVOLUTION, and see that its performance is similar.

REFERENCES


